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• Motivation
• EM simulation vs Measurement up to 500 GHz
• HBT measurement up to 500 GHz
• Conclusion and Outlooks
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Motivation
Accurate S-parameter
measurements above 110 GHz = 
big challenge
RF circuit/system design
Accurate compact models
Relies on
Extraction of specific parameters
Validation
Transistor HF Characterization Challenges
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• Calibration & De-embedding Issues
Motivation
Standard procedure (2-step calibration)
Reference plane after calibration
Vectorial Network Analyzer (VNA)
Port 1 Port 2
mmW head mmW headRF probes
Impedance Standard Substrate
From Cascade Microtech
1
Off-wafer 
calibration on ISS
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• Calibration & De-embedding Issues
Motivation
Different electrostatic environment 
calibration range of validity ?
Reference plane
after calibration
Ref. plane after
de-embedding
(DUT terminals)
2
On-wafer
de-embedding
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• Calibration & De-embedding Issues
Motivation
Different electrostatic environment 
calibration range of validity ?
Reference plane
after calibration
Ref. plane after
de-embedding
(DUT terminals)
Same el ctrostatic environment
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On-wafer
de-embedding
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On-wafer TRL 
calibration
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• S parameters measurement above 110 GHz requires to 
answer the following questions:
• Which calibration & de-embedding method should I use ?
• Do I really measure my DUT ?
 Impact of adjacent structures 
 Impact of probes
=> Need for reproducing measurement results with EM simulation 
tools 
Motivation
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EM simulation vs Measurement up to 500 GHz
SOLT on ISS De-embedding
Extraction of 
SOLT 
parameters 
using ISS TRL
Simulation of :
Thru
Reflect (open, Short) 
Lines
Load
Simulation of :
DUT
Pad open
Pad short Intrinsic DUT
ISS SOLT
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• Characterisation of the ISS calibration kit for SOLT
EM simulation vs Measurement up to 500 GHz
Interferometry image of the 
through from the ISS (GGB-CS15)
 
Data sheet of 
CS15 delivered by 
Pico-probe GGB 
industries used for 
50-125 µm probe 
pitch 
EM simulation 
for 50 µm probe 
pitch (extracted 
from TRL at 60 
GHz and 250 
GHz) 
Open 3.25fF 3.2-3.4fF 
Short 2pH 1.5 pH-2.5pH 
Load  1.5fF 1.4-2.2fF 
Through 1.13ps 1.10ps 
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• Silicon test structures:
EM simulation vs Measurement up to 500 GHz
M1 Cu
M2 Cu
M3 Cu
M4 Cu
M6 Cu
M7 Alu
M5 Cu
Two thick
copper + one
aluminium
layer
Four thin
copper layers
Infineon’s B11HFC BEOL
Reflect pad open
Line of 160µm
Thru of 50µm
Pad short
Transistor open Meander line.
Load
The probe pitch is 50 µm
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EM simulation vs Measurement up to 500 GHz
SOLT on ISS De-embedding
Extraction of 
SOLT 
parameters 
using ISS TRL
Simulation of :
Thru
Reflect (open, Short) 
Lines
Load
Simulation of :
DUT
Pad open
Pad short Intrinsic DUT
ISS SOLT
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• Pad short & Pad open 
EM simulation vs Measurement up to 500 GHz
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EM simulation vs Measurement up to 500 GHz
SOLT on ISS De-embedding
Extraction of 
SOLT 
parameters 
using ISS TRL
Simulation of :
Thru
Reflect (open, Short) 
Lines
Load
Simulation of :
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Pad short Intrinsic DUT
ISS SOLT
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• Calibration and de-embedding : transistor open
EM simulation vs Measurement up to 500 GHz
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EM simulation vs Measurement up to 500 GHz
TRL on wafer with 
Zc correction
Simulation of :
Thru
Reflect 
Lines
Load
Simulation of :
DUT
Pad open
Pad short
Intrinsic DUT
On wafer 
TRL 
simulation
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• Calibration and de-embedding : transistor open
EM simulation vs Measurement up to 500 GHz
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• Calibration and de-embedding : meander line
EM simulation vs Measurement up to 500 GHz
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• Limitation of the SOLT ISS parameters:
• Frequency dependence
• Probe dependence
• Substrate to probe coupling
• Probe dependence
• Cal-kit material and wafer material
• Limitation of the de-embedding
=> TRL on ISS is used to identify these 3 limitations 
EM simulation vs Measurement up to 500 GHz
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• SOLT on ISS and TRL ISS with pad-open pad-short de-
embedding and on wafer TRL versus intrinsic simulation
EM simulation vs Measurement up to 500 GHz
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• ISS SOLT and TRL give similar results on the phase but deviate slightly from the 
intrinsic result from 50 GHz
Deviation is due to electrostatic environment and/or de-embedding procedure
SOLT calibration itself and parameters cannot explain the deviation of the 
phase 
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• Impact of adjacent structures:
EM simulation vs Measurement up to 500 GHz
EM simulation @ 500 GHz
Too dense 
layout !
- 21 -WS-01 - Recent advances in SiGe BiCMOS: technologies, modelling and circuits for 5G, radar and imaging
• Impact of adjacent structures:
EM simulation vs Measurement up to 500 GHz
Ref. 
plane
With adjacent 
devices in Thru, 
Refl., Line and DUT
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• Impact of probe topology
• On wafer calibration (STMicroelectronics B55 technology)
EM simulation vs Measurement up to 500 GHz
EM sim. setup
IEEE ICMTS 2018
220 GHz Picoprobe model
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• STMicroelectronics B55 technology
• On wafer TRL + short-open de-embedding
• Improved test structures (Pads layout, more space between structures, …)
• Measurement vs HICUM compact model with substrate extension 
Application to the HBT
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Characterisation & modelling is uncertain above 350 GHz
HICUM    Meas.
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• STMicroelectronics B55 technology
Application to the HBT
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• The simulation methodology has been proven to be able 
to accurately reproduce the impact of the measurement 
methodology and set-up
• ISS calibration (SOLT or TRL) with OS de-embedding is not 
accurate above 200 GHz
• Adjacent structure have an impact on measurement 
results => requires optimized layout  
• HBT: On wafer TRL and especially SO de-embedding => to 
be verified above 350 GHz
Conclusion
The research leading to these results has received funding from the European Commission's
ECSEL Joint Undertaking under grant agreement n° 737454 - project TARANTO - and the
respective Public Authorities of France, Austria, Germany, Greece, Italy and Belgium.
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